Page Not Found
Page not found. Your pixels are in another canvas.
Sitemap
A list of all the posts and pages found on the site. For you robots out there is an XML version available for digesting as well.
Pages
About Me
About me
Page not in menu
This is a page not in th emain menu
Posts
Future Blog Post
Published:
This post will show up by default. To disable scheduling of future posts, edit config.yml and set future: false.
Blog Post number 4
Published:
This is a sample blog post. Lorem ipsum I can’t remember the rest of lorem ipsum and don’t have an internet connection right now. Testing testing testing this blog post. Blog posts are cool.
Blog Post number 3
Published:
This is a sample blog post. Lorem ipsum I can’t remember the rest of lorem ipsum and don’t have an internet connection right now. Testing testing testing this blog post. Blog posts are cool.
Blog Post number 2
Published:
This is a sample blog post. Lorem ipsum I can’t remember the rest of lorem ipsum and don’t have an internet connection right now. Testing testing testing this blog post. Blog posts are cool.
Blog Post number 1
Published:
This is a sample blog post. Lorem ipsum I can’t remember the rest of lorem ipsum and don’t have an internet connection right now. Testing testing testing this blog post. Blog posts are cool.
portfolio
Portfolio item number 1
Short description of portfolio item number 1
Portfolio item number 2
Short description of portfolio item number 2
publications
Regex Queries over Incomplete Knowledge Bases Permalink
Published in Automated Knowledge Base Construction (AKBC), 2021, 2021
We propose the novel task of answering regular expression queries (containing disjunction and Kleene plus operators) over incomplete KBs and solve it using RotatE-Box – a novel combination of RotatE and box embeddings. RotatE-Box is tested on two new regex-query datasets introduced in this paper, including one that is harvested from actual user query logs, and we find that it significantly outperforms models built on just RotatE and just box embeddings.
Recommended citation: Vaibhav Adlakha, Parth Shah, Srikanta Bedathur, Mausam, Published at Automated Knowledge Base Construction (AKBC), 2021 /files/pdf/research/regex_queries_over_incomplete_kb.pdf
Interpreting BERT for downstream tasks: Empirical Study on Coreference Resolution
Published in , 2021
The study adapts existing methods of attribution to explain BERT’s coreference resolution decision. Furthermore, this work provides guidance for using attribution methods to analyze BERT’s decision-making in downstream tasks.
Recommended citation: Parth Shah, Jing Xu, Jieyu Zhao, Fan Yin /files/pdf/research/interpreting_bert.pdf
Learning Robust Neural Networks using Wasserstein Adversarial GAN (WAGAN)
Published in , 2021
At present, studies of adversarial examples have relied on Lp-norm to evaluate perceptual similarity. Recent studies, however, have found that Lp-norm is an insufficient and inadequate measure of perceptual distance between images. Our research proposes a novel approach to generate adversarial examples that have large Lp-norms, but are perceptually more similar to the original input and establish state-of-the-art results in robustness.
Recommended citation: Shashank Goel*, Parth Shah*, Harini Suresh /files/pdf/research/wagan.pdf
talks
Talk 1 on Relevant Topic in Your Field
Published:
This is a description of your talk, which is a markdown files that can be all markdown-ified like any other post. Yay markdown!
Conference Proceeding talk 3 on Relevant Topic in Your Field
Published:
This is a description of your conference proceedings talk, note the different field in type. You can put anything in this field.
teaching
Teaching Assistant
CS M152A Digital Design Laboratory, UCLA Computer Science, 2021
- Teaching Assistant at University of California, Los Angeles (UCLA)
- CS M152A Lab 6: Digital Design Laboratory (Winter 2021) : Introduced Field Programmable Gate Arrays (FPGAs) and Hardware Description Language (HDL) and developed five lab assignments to demonstrate how to put together designs, implement them in Verilog HDL, create the programming files, and test them both in simulation and on real hardware.